Vayavya Labs and Tenstorrent Partner to Accelerate RISC-V Hardware and Software Development
News related to:Vayavya Labs · 1 min read
BELAGAVI, India and SANTA CLARA, Calif., Oct. 7, 2026 /CourierPR/ -- Vayavya Labs and Tenstorrent have partnered to accelerate the development and validation of RISC-V hardware and software through the use of SystemC virtual platforms. This collaboration aims to reduce integration risks and significantly cut the time to market for Tenstorrent's AI compute solutions.
Vayavya Labs, a Silicon-to-Systems technology solutions company, has been working closely with Tenstorrent to build SystemC virtual platforms for Tenstorrent's security and system management IP. The partnership has resulted in the delivery of SystemC/TLM virtual platforms that model various subsystems of Tenstorrent's IP portfolio, including the security enclave processor (SEP) register complexes, system management controller (SMC) logic, direct memory access (DMA) engines with secure zeroing, boot and fuse infrastructure, and a hardware security module supporting cryptographic operations.
Since 2024, Vayavya Labs has been delivering these virtual platforms using its CSML SystemC modeling library, which provides Tenstorrent with an open, Accellera-compatible modeling path. The company has also utilized the TvastaaVP platform to accelerate development while maintaining quality controls. Most recently, Vayavya Labs delivered a phased release of Tenstorrent's Open Chiplet Harness SEP virtual platform on two independent simulation targets and extended the platform with additional system management controller and harness capabilities.
The partnership between Vayavya Labs and Tenstorrent will be further discussed at The Open Frontier, Tenstorrent's RISC-V ecosystem event in Bengaluru on October 8, 2026. Sandeep Pendharkar, CTO and VP Engineering at Vayavya Labs, will join the panel "Latest in RISC-V Products & Startups," moderated by Tenstorrent's Divyang Agrawal, VP of RISC-V Cores/IP.
Tenstorrent, an AI compute company led by CEO Jim Keller, is known for its RISC-V-based processors and systems. The company has raised over $1 billion and operates from Santa Clara, Austin, Toronto, Belgrade, Tokyo, and Bengaluru. Vayavya Labs, headquartered in Belagavi, India, specializes in hardware-software interface tools, ECU virtualization, and SystemC-based virtual prototyping, serving semiconductor and automotive customers worldwide.